



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/690,579	10/23/2003	Noriyuki Miura	MAE 296	5973
23995	7590	08/08/2005		
RABIN & Berdo, PC 1101 14TH STREET, NW SUITE 500 WASHINGTON, DC 20005			EXAMINER FARAHANI, DANA	
			ART UNIT	PAPER NUMBER
			2891	

DATE MAILED: 08/08/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

SP

**Office Action Summary**

Application No.

10/690,579

Applicant(s)

MIURA, NORIYUKI

Examiner

Dana Farahani

Art Unit

2891

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 24 May 2005.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-16 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-16 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- 1) ☐ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
Paper No(s)/Mail Date \_\_\_\_\_
- 4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date. \_\_\_\_\_
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: \_\_\_\_\_

**DETAILED ACTION**

***Claim Rejections - 35 USC § 103***

1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

2. Claims 1 and 9 are rejected under 35 U.S.C. 103(a) as being unpatentable over Bulucea et al., hereinafter Bulucea in view of Chen (US Patent 5,952,701), in view of Chen et al., hereinafter Chen, both newly cited.

Regarding claims 1 and 9, Bulucea discloses in figure 16, a MOS transistor having: a gate insulator 116; a polysilicon gate electrode 118 disposed on the semiconductor substrate so that the gate insulator is disposed between the gate electrode and the semiconductor substrate; a channel region 110 is disposed under the gate electrode; and a source and a drain 114 and 112, formed in a silicon layer and being adjacent to the channel region; wherein conductivity types of the channel region, the source and the drain are n-type.

Bulucea does not disclose an SOI structure (wherein an insulator layer is buried beneath the active regions of the device).

Chen discloses an SOI device wherein buried insulator 14 is deposited below the active regions of a MOSFET device (figure 1). Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to make the MOSFET device of the Bulucea reference as a SOI device, to benefit from advantages associated with SOI structures, such as

Art Unit: 2891

preventing electrical interferences from the adjacent devices in the substrate in which the MOSFET device is used.

3. Claims 2, 3, 10 and 11 are rejected under 35 U.S.C. 103(a) as being unpatentable over Bulucea in view of Chen as applied to claims 1 and 9 above, and further in view of Tsukii et al., hereinafter Tsukii (US Patent 4,772,858), previously cited.

Bulucea in view of Chen renders obvious the claimed invention, as discussed above, except for a channel impurity of approximately  $3 \times 10^{18}$  to the power of 18 ( $10^{18}$ ).

Tsukii discloses an amplifier circuitry wherein a channel concentration of approximately  $3 \times 10^{18}$  is formed in the individual field effect transistors of the circuit (see column 7, line 30). Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to make the channel of the Bulucea in view of Chen's transistor with this amount of concentration in order to make the transistor applicable in an integrated circuit structure such as the amplifier circuitry of the Tsukii reference.

4. Claims 4, 5, 12 and 13 are rejected under 35 U.S.C. 103(a) as being unpatentable over Bulucea in view of Chen as applied to claims 1 and 9 above, and further in view of Stein et al., hereinafter Stein (US Patent 4,021,787), previously cited.

Bulucea in view of Chen renders obvious the claimed invention, as discussed above, except for the gate insulator being 2 nm.

Stein discloses a MOS transistor wherein the gate insulator thickness is 2 nm (see column 1, line 55) so the transistor can be used in a memory circuit. Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to make the thickness of the gate insulator of the Bulucea in view of Chen structure 2 nm in order to make the transistor

Art Unit: 2891

applicable in an integrated circuit structure such as a memory circuit. Although, the Bulucea in view of Chen reference does not disclose the silicon layer 30 has a 20 nm thickness, it would have been obvious to make that layer 20 nm to adjust the characteristics of the device. See *In re Woodruff*, 919 F.2d 1575, 1578, 16 USPQ2d 1934, 1936 (Fed. Cir. 1990) for the proposition that where patentability is said to be based upon particular chosen dimensions or upon another variable recited in a claim, Applicant must show that the chosen dimensions are critical.

5. Claims 6 and 14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Bulucea in view of Chen as applied to claims 1 and 9 above, and further in view of Yamada (US Patent 5,923,070), previously cited.

Bulucea in view of Chen renders obvious the claimed invention, as discussed above, except for the source and drain having an impurity concentration of not less than approximately  $1 \times 10^{21}$ .

Yamada discloses a MOS transistor with that amount of impurity concentration in the source/drain (see column 7, line 55-57). Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to make the drain and source of the MOS transistor of the Bulucea in view of Chen reference with this amount of impurity, in order to adjust the drain current to a value that corresponds to that impurity concentration, and make the transistor applicable in a circuitry which needs that corresponding value of the drain current.

6. Claims 7, 8, 15 and 16 are rejected under 35 U.S.C. 103(a) as being unpatentable over Bulucea in view of Chen as applied to claims 1 and 9 above, and further in view of Kato et al., hereinafter Kato (US Patent 5,793,678), previously cited.

Art Unit: 2891

Bulucea in view of Chen renders obvious the claimed invention, as discussed above, except for explicitly disclosing the length of the channel region being approximately 0.15 Microns.

Kato discloses at column 2, line 5 a MOS transistor with a channel length of 0.15 Micron. Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to make the channel length of the Bulucea in view of Chen's transistor about this length, in order to adjust the saturation of the gate threshold voltage.

### ***Response to Arguments***

7. Applicant's arguments filed on 5/24/05 have been fully considered but they are not persuasive.

In response to applicant's argument that there is no suggestion to combine the references, the examiner recognizes that obviousness can only be established by combining or modifying the teachings of the prior art to produce the claimed invention where there is some teaching, suggestion, or motivation to do so found either in the references themselves or in the knowledge generally available to one of ordinary skill in the art. See *In re Fine*, 837 F.2d 1071, 5 USPQ2d 1596 (Fed. Cir. 1988) and *In re Jones*, 958 F.2d 347, 21 USPQ2d 1941 (Fed. Cir. 1992). In this case, applicant's allegation that making the transistor applicable in the integrated circuit of Tsukii is an assertion of reasonable expectation of success is not true: The transistor of the Bulucea in view of Chen reference has advantages such as improves S factor and switching speed. Therefore, it is not the matter of reasonable expectation of success, rather one of ordinary skill in the art would want to implement the transistor in an integrated circuit in order to benefit

Art Unit: 2891

from the advantageous properties associated with it. And, when implementing the transistor in the integrated circuit, one of ordinary skill in the art would inevitably have to adjust the concentration of the regions of the transistor to make it suitable for that particular application. Also, see *In re Boesch*, 617 F.2d 272, 205 USPQ 215 (CCPA 1980), for the proposition that discovering an optimum value of a result effective variable involves routine skill in the art.

### ***Conclusion***

8. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Dana Farahani whose telephone number is (571)272-1706. The examiner can normally be reached on M-F 9:00AM - 6:00PM.

Art Unit: 2891

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Bill Baumeister can be reached on (571)272-1722. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

D. Farahani

A handwritten signature in black ink, appearing to read 'B. William Baumeister', with a stylized, flowing script.

**B. WILLIAM BAUMEISTER  
SUPERVISORY PATENT EXAMINER**